

AMENDMENTS TO THE CLAIMS

Please add or amend the claims to read as follows, and cancel without prejudice or disclaimer to resubmission in a divisional or continuation application claims indicated as cancelled. The listing of claims will replace all prior versions, and listing of claims in the application.

Listing of Claims

1. (Currently amended) A method comprising:
receiving an instruction to be decoded into a micro-operation;
decoding said instruction including selecting values for a field of [[a]] said micro-
operation based at least upon bits of a field of a micro-operation template stored in a
programmable logic array, wherein the number of said bits is fewer than the number of
bits in said field of said micro-operation; and
executing said micro-operation.
2. (Original) The method of claim 1, wherein selecting said values includes selecting said
values if said micro-operation is a fused micro-operation.
3. (Original) The method of claim 2, wherein selecting said values includes selecting said
values for an op-code of said micro-operation.
4. – 6. (Cancelled)
7. (Currently amended) A method comprising:

decoding an instruction into a fused micro-operation, including selecting values of a
field of said fused micro-operation based solely upon an indication that said instruction is not
being decoded into a simple micro-operation; and
executing said fused micro-operation.
8. (Original) The method of claim 7, further comprising:

generating said indication for said instruction from one or more fields of a micro-
operation template.
9. (Original) The method of claim 7, wherein selecting values of said field includes selecting
values of an operand of said fused micro-operation.

10. (Currently amended) A method comprising:

receiving an instruction to be decoded into a fused micro-operation;
decoding ~~[[an]]~~ said instruction into a fused micro-operation, including selecting values of a first field of said fused micro-operation based solely both upon an indication that said instruction is not being decoded into a simple micro-operation and upon a value decoded from a field of said micro-operation template that is used to select values of a second field of said fused micro-operation; and
executing said fused micro-operation.

11. (Original) The method of claim 10, wherein said first field is an operand of said fused micro-operation.

12. (Original) The method of claim 10, wherein said second field is an op-code of said fused micro-operation.

13. – 15. (Cancelled)

16. (Currently amended) A method comprising:

receiving a first instruction to be decoded into one or more fused micro-operations;
addressing a micro-operation template stored in a programmable logic array by ~~one or more instructions to be decoded into one or more fused micro-operations~~ said first instruction; and by one or more instructions
receiving a second instruction to be decoded into one or more simple micro-operations;
addressing said micro-operation template by said second instruction;
for each of said first instruction and second instruction, generating an indication whether the instruction is to be decoded into a fused micro-operation or into a simple micro-operation; and
executing said fused or simple micro-instruction.

17. (Cancelled)

18. (Currently Amended) The method of claim ~~16~~ 17, wherein generating said indication comprises generating said indication from one or more fields of said micro-operation template and from bits extracted directly from said ~~particular~~ first or second instruction.

19. (Currently amended) A method comprising:

receiving an instruction to be decoded into a simple or fused micro-operation;

selecting values of a field of [[a]] said micro-operation from a first set of physical traces if said micro-operation is simple and from a second set of physical traces if said micro-operation is fused, where said micro-operation is generated from a micro-operation template that is ~~addressed~~ addressable by one or more instructions to be decoded into one or more fused micro-operations and by one or more instructions to be decoded into one or more simple micro-operation; and

executing said micro-operation.

20. (Currently amended) The method of claim 19, wherein selecting said values comprises selecting said values based at least upon an indication whether ~~an~~ said instruction ~~from which said micro-operation is being decoded~~ is being decoded into a the fused micro-operation or into a the simple micro-operation.

21. (Original) The method of claim 19, wherein said field is an operand of said micro-operation.

22. (Original) A processor to execute instructions, the processor comprising:

an instruction decoder including at least:

a programmable logic array to store a micro-operation template to be addressed by an instruction during decoding of said instruction into a fused micro-operation having a particular field; and

a multiplexer to select values for said particular field based at least upon bits of a field of said micro-operation template, wherein the number of said bits is fewer than the number of bits in said particular field.

23. (Original) The processor of claim 22, wherein said particular field is an op-code of said fused micro-operation.

24. (Original) The processor of claim 22, wherein said multiplexer is to select values for said particular field also based upon an indication that said instruction is not being decoded into a simple micro-operation.

25. (Original) A processor to execute instructions, the processor comprising:
an instruction decoder including at least:
a programmable logic array to store a micro-operation template to be addressed by an instruction during decoding of said instruction into a fused micro-operation having a particular field; and
a multiplexer to select values for said particular field based solely upon an indication that said instruction is not being decoded into a simple micro-operation.
26. (Original) The processor of claim 25, wherein said particular field is an operand of said fused micro-operation.
27. (Original) The processor of claim 25, wherein said indication comprises bits of a field of said micro-operation template.
28. (Original) The processor of claim 25, wherein said instruction decoder further comprises:
a decoder to generate said indication from two or more fields of said micro-operation template and from bits extracted directly from said instruction.
29. (Original) A processor to execute instructions, the processor comprising:
an instruction decoder including at least:
a programmable logic array to store a micro-operation template to be addressed by an instruction during decoding of said instruction into a fused micro-operation having a particular field;
a decoder to decode a value from a field of said micro-operation template;
and
a multiplexer to select values for said particular field based solely upon said value and an indication that said instruction is not being decoded into a simple micro-operation.
30. (Original) The processor of claim 29, wherein said field of said micro-operation template is used to select values of an op-code of said fused micro-operation.

APPLICANT(S): ANATI, Ittai et al.
SERIAL NO.: 10/663,832
FILED: September 17, 2003
Page 7

31. (Original) The processor of claim 29, wherein said particular field is an operand of said fused micro-operation.
32. (Original) The processor of claim 29, wherein said indication comprises bits of another field of said micro-operation template.
33. (Original) The processor of claim 29, wherein said instruction decoder further comprises:
a decoder to generate said indication from two or more additional fields of said micro-operation template and from bits extracted directly from said instruction.
34. (Original) A processor to execute instructions, the processor comprising:
an instruction decoder including at least:
a programmable logic array to store a micro-operation template to be addressed by one or more instructions that are to be decoded into one or more fused micro-operations and by one or more instructions that are to be decoded into one or more simple micro-operations.
35. (Original) The processor of claim 34, wherein said micro-operation template includes a field having a value that identifies that both a fused micro-operation and a simple micro-operation can be generated from said micro-operation template.
36. (Original) The processor of claim 34, wherein said instruction decoder further comprises:
a decoder to generate an indication for a particular instruction from two or more fields of said micro-operation template and from bits extracted directly from said particular instruction, wherein said indication is an indication whether said particular instruction is to be decoded into a fused micro-operation or into a simple micro-operation.
37. (Original) An apparatus comprising:
a voltage monitor; and
a processor to execute instructions, the processor comprising:
an instruction decoder including at least:

a programmable logic array to store a micro-operation template to be addressed by an instruction during decoding of said instruction into a fused micro-operation having a particular field; and

a multiplexer to select values for said particular field based at least upon bits of a field of said micro-operation template, wherein the number of said bits is fewer than the number of bits in said particular field.

38. (Original) The apparatus of claim 37, wherein said particular field is an op-code of said fused micro-operation.

39. (Original) The apparatus of claim 37, wherein said multiplexer is to select values for said particular field also based upon an indication that said instruction is not being decoded into a simple micro-operation.

40. (Original) An apparatus comprising:

a voltage monitor; and

a processor to execute instructions, the processor comprising:

an instruction decoder including at least:

a programmable logic array to store a micro-operation template to be addressed by an instruction during decoding of said instruction into a fused micro-operation having a particular field; and

a multiplexer to select values for said particular field based solely upon an indication that said instruction is not being decoded into a simple micro-operation.

41. (Original) The apparatus of claim 40, wherein said particular field is an operand of said fused micro-operation.

42. (Original) The apparatus of claim 40, wherein said indication comprises bits of a field of said micro-operation template.

43. (Original) The apparatus of claim 40, wherein said instruction decoder further comprises:

APPLICANT(S): ANATI, Ittai et al.
SERIAL NO.: 10/663,832
FILED: September 17, 2003
Page 9

a decoder to generate said indication from two or more fields of said micro-operation template and from bits extracted directly from said instruction.

44. (Original) An apparatus comprising:

a voltage monitor; and

a processor to execute instructions, the processor comprising:

an instruction decoder including at least:

a programmable logic array to store a micro-operation template to be addressed by an instruction during decoding of said instruction into a fused micro-operation having a particular field;

a decoder to decode a value from a field of said micro-operation template; and

a multiplexer to select values for said particular field based solely upon said value and an indication that said instruction is not being decoded into a simple micro-operation.

45. (Original) The apparatus of claim 44, wherein said field of said micro-operation template is used to select values of an op-code of said fused micro-operation.

46. (Original) The apparatus of claim 44, wherein said particular field is an operand of said fused micro-operation.

47. (Original) The apparatus of claim 44, wherein said indication comprises bits of another field of said micro-operation template.

48. (Original) The apparatus of claim 44, wherein said instruction decoder further comprises:

a decoder to generate said indication from two or more additional fields of said micro-operation template and from bits extracted directly from said instruction.

49. (Original) An apparatus comprising:

a voltage monitor; and

a processor to execute instructions, the processor comprising:

an instruction decoder including at least:

APPLICANT(S): ANATI, Ittai et al.
SERIAL NO.: 10/663,832
FILED: September 17, 2003
Page 10

a programmable logic array to store a micro-operation template to be addressed by one or more instructions that are to be decoded into one or more fused micro-operations and by one or more instructions that are to be decoded into one or more simple micro-operations.

50. (Original) The apparatus of claim 49, wherein said micro-operation template includes a field having a value that identifies that both a fused micro-operation and a simple micro-operation can be generated from said micro-operation template.

51. (Original) The apparatus of claim 49, wherein said instruction decoder further comprises:

a decoder to generate an indication for a particular instruction from two or more fields of said micro-operation template and from bits extracted directly from said particular instruction, wherein said indication is an indication whether said particular instruction is to be decoded into a fused micro-operation or into a simple micro-operation.